Full Turnkey Service

Advanced package & silicon co-design process achieves optimum solution at a lower cost

Comprehensive assembly services for discrete, wirebond and flip chip packages to advanced wafer level packaging (WLP), Package-on-Package (PoP) and System-in-Package (SiP) solutions
Advanced substrates, enhanced molding processes, high density SMT, and electromagnetic interference (EMI) shielding for SiP solutions
Significant manufacturing scale in China, South Korea and Singapore
Contact Us |  Customer |  Legal
Copyright @ JCET? Group? Co., Ltd.
蘇ICP備05082751號 32028102000607

Official Accounts of JCET